Sr. Engineer – Physical Design (Power Optimization) – 160941

What you do at AMD changes everything 
 

At AMD, we push the boundaries of what is possible.  We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies – building blocks for gaming, immersive platforms, and the data center. 
 

Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the “extra mile” to achieve unthinkable results.  It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world.   If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.
 

Sr. Engineer – Physical Design (Power Optimization)

THE ROLE:

Physical Design’s Power is a more and more hot topic in IC Physical design. We are a power/performance/area optimization methodology team.  In this position, you will work with global physical design team for GPU chips physical design power optimization/reduction. Focus on physical design methodology optimization/update to improve chip Power and Performance/Area (PPA), including  Syn ->place&route iteration/optimizing. The individual is expected to be an expert in physical design areas, it is a plus to have strong ability in multiple aspects in Front-End or RTL coding experience or Synthesis. The individual is expected to know back-end physical design very well, be very familiar with physical design power reduction methodology. 

THE PERSON:

Strong self-motivation for technical topics, quick and deep learner, strong communication skill within global engineering team, strong team spirit help and support team members.

KEY RESPONSIBILITIES:

• implement state-of-art physical design power optimization methodology into SOC project
• use, maintain and enhance the power optimization methodology in physical design flow.
• Closely co-work with SOC project design team, help/support/drive them adopt the physical design power optimization methodology

PREFERRED EXPERIENCE:

• Preferred 5+ years or more years of experience in physical design in digital ASIC chips
• Strong PnR, top level floorplan, STA, IR/EM knowledge/experience.
• Be very familiar with physical design power optimization methodology, (eg. Clock-gating, power-gating, activity aware PnR, power friendly floorplan, DVFS, multibit re-banking de-banking, scan path power …)
• Expert in Back-End (physical design) EDA tools, especially the power calculation/optimization tools, PTPX, Redhawk is a plus.
• strong flow develop and custom script develop ability
• Knowledgeable in all aspects of deep submicron ASIC design flow
• Successfully gone through several complete product development cycles
• work well with cross-functional teams
• Good listening, writing and speaking English
• Good communication skills, strong interpersonal skills and the flexibility

ACADEMIC CREDENTIALS:  Preferred MSEE with 3+ years or Bachelor with 5+ years of industrial experience in ASIC design

LOCATION:  Markham, Canada

#LI-BM2

Requisition Number: 160941 
Country: Canada Province: Ontario City: Markham 
Job Function:Design 

AMD is an inclusive employer dedicated to building a diverse workforce. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective provincial human rights codes throughout all stages of the recruitment and selection process. Any applicant who requires accommodation should contact AskHR@amd.com.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies or fee based recruitment services.